



**Related U.S. Application Data**

continuation of application No. 14/456,935, filed on Aug. 11, 2014, now Pat. No. 9,099,613, which is a continuation of application No. 13/674,050, filed on Nov. 11, 2012, now Pat. No. 9,105,815, which is a continuation of application No. 13/358,114, filed on Jan. 25, 2012, now Pat. No. 8,309,972, which is a continuation of application No. 12/888,379, filed on Sep. 22, 2010, now Pat. No. 8,114,690, which is a continuation of application No. 12/493,499, filed on Jun. 29, 2009, now Pat. No. 7,897,992, which is a division of application No. 11/437,570, filed on May 19, 2006, now Pat. No. 7,573,074.

**(51) Int. Cl.**

**H01L 33/00** (2010.01)  
**H01L 33/46** (2010.01)  
**H01L 33/38** (2010.01)  
**H01L 33/40** (2010.01)  
**H01L 33/42** (2010.01)  
**H01L 33/32** (2010.01)  
**H01L 33/20** (2010.01)  
**H01L 33/06** (2010.01)  
**H01L 33/24** (2010.01)  
**H01L 33/62** (2010.01)

**(52) U.S. Cl.**

CPC ..... **H01L 33/405** (2013.01); **H01L 33/42**  
 (2013.01); **H01L 33/44** (2013.01); **H01L 33/62**  
 (2013.01)

**(56)****References Cited****U.S. PATENT DOCUMENTS**

5,523,590 A 6/1996 Ogihara et al.  
 5,552,667 A 9/1996 Cho et al.  
 5,654,228 A 8/1997 Shieh et al.  
 5,726,805 A 3/1998 Kaushik et al.  
 6,121,636 A 9/2000 Morita et al.  
 6,180,961 B1\* 1/2001 Ogihara ..... H01L 33/025  
 257/79  
 6,211,537 B1 4/2001 Shimizu et al.  
 6,255,129 B1 7/2001 Lin  
 6,294,018 B1 9/2001 Hamm et al.  
 6,335,215 B1 1/2002 Yang  
 6,404,792 B1 6/2002 Yamamoto et al.  
 6,440,570 B2 8/2002 Huang  
 6,451,712 B1 9/2002 Dalton et al.  
 6,455,340 B1 9/2002 Chua et al.  
 6,529,541 B1 3/2003 Ueki et al.  
 6,541,796 B2 4/2003 Nobori et al.  
 6,614,055 B1 9/2003 Kusuda et al.  
 6,621,223 B1 9/2003 Hen  
 6,699,719 B2 3/2004 Yamazaki et al.  
 6,728,281 B1 4/2004 Santori et al.  
 6,784,462 B2 8/2004 Schubert  
 6,797,987 B2 9/2004 Chen  
 6,816,627 B2 11/2004 Ockman  
 6,905,618 B2 6/2005 Matthews et al.  
 6,919,583 B2 7/2005 Tagami et al.  
 6,960,779 B2 11/2005 Shields et al.  
 6,979,582 B2 12/2005 Horng et al.  
 7,012,752 B2 3/2006 Choi et al.  
 7,075,962 B2 7/2006 Ryou et al.  
 7,078,257 B2 7/2006 Sakamoto et al.  
 7,116,691 B2 10/2006 Ando et al.  
 7,129,512 B2 10/2006 Shigihara  
 7,141,825 B2 11/2006 Horio et al.  
 7,151,284 B2 12/2006 Gwo  
 7,173,293 B2 2/2007 Taylor et al.  
 7,268,485 B2 9/2007 Tyan et al.  
 7,301,274 B2 11/2007 Tanaka et al.

7,307,291 B2 12/2007 Wu et al.  
 7,321,196 B2 1/2008 Chang et al.  
 7,405,431 B2 7/2008 Aoyagi et al.  
 7,462,861 B2 12/2008 Slater, Jr. et al.  
 7,573,074 B2 8/2009 Shum et al.  
 7,737,455 B2 6/2010 Shum  
 7,807,485 B2 10/2010 Uchida et al.  
 7,826,506 B2 11/2010 Johnson et al.  
 7,897,992 B2 3/2011 Shum et al.  
 8,026,524 B2 9/2011 Shum et al.  
 8,114,690 B2 2/2012 Shum et al.  
 8,124,433 B2 2/2012 Shum et al.  
 8,154,042 B2 4/2012 Aldaz et al.  
 8,207,717 B2 6/2012 Urano et al.  
 8,309,972 B2 11/2012 Shum et al.  
 8,587,015 B2\* 11/2013 Aoyagi ..... H01L 33/44  
 257/81

2001/0015443 A1 8/2001 Komoto  
 2001/0024460 A1 9/2001 Yamamoto et al.  
 2001/0042866 A1 11/2001 Coman et al.  
 2003/0111667 A1 6/2003 Schubert  
 2005/0056855 A1\* 3/2005 Lin ..... H01L 33/382  
 257/98

2005/0073228 A1 4/2005 Tyan et al.  
 2005/0088080 A1 4/2005 Cheng et al.  
 2005/0100069 A1 5/2005 Gwo  
 2005/0139840 A1 6/2005 Lai et al.  
 2006/0072640 A1 4/2006 Johnson et al.  
 2006/0255358 A1 11/2006 Shum  
 2007/0012930 A1\* 1/2007 Liu ..... H01L 33/38  
 257/80

2007/0085100 A1 4/2007 Diana et al.  
 2009/0261373 A1 10/2009 Shum et al.  
 2010/0080258 A1\* 4/2010 Ikuta ..... H01S 5/18391  
 372/46.013

2010/0133575 A1 6/2010 Shum et al.  
 2010/0163911 A1 7/2010 Shum  
 2011/0008918 A1 1/2011 Shum  
 2011/0073900 A1\* 3/2011 Sugizaki ..... H01L 24/02  
 257/99

2012/0181558 A1 7/2012 Hwang  
 2013/0270573 A1 10/2013 Shum et al.

**FOREIGN PATENT DOCUMENTS**

EP 1256987 11/2002  
 EP 1583159 10/2005  
 JP 4-355400 A 9/1992  
 JP 9129921 5/1997  
 JP 2000164938 6/2000  
 JP 2001176823 6/2001  
 JP 2003224297 8/2003  
 JP 2004055646 2/2004  
 JP 2005-015309 A 1/2005  
 JP 2005-191575 A 7/2005  
 JP 2005197289 7/2005  
 JP 2006066903 3/2006  
 JP 2006100444 4/2006  
 JP 2006100529 4/2006  
 JP 2006120927 5/2006  
 WO 2006006555 1/2006  
 WO 2007136391 11/2007  
 WO 2007136392 11/2007

**OTHER PUBLICATIONS**

"Thin-film interference" Basic Physical Optics (E-III-3). May 9, 2003, downloaded from <[http://weftarchive.orgiweb/20030509188314/http://cord.orgistep\\_onlinelst14eill3.htm](http://weftarchive.orgiweb/20030509188314/http://cord.orgistep_onlinelst14eill3.htm)>.  
 "Filmetrics: Refractive index Database", downloaded from <http://www.filmetrics.com/refractiveindex-database> retrieved from the Internet on Jan. 15, 2011, 2010.  
 Reexamination Report dated Jun. 19, 2014 regarding Japan Application No. JP2009-510935.  
 International Preliminary Report on Patentability and Written Opinion re PCDUS2006/034464 dated Nov. 21, 2008.  
 Japanese Office Action re Japan Application No. 2009-510935 dated Feb. 19, 2013, and English Translation.



(56)

**References Cited**

## OTHER PUBLICATIONS

Decision on Final Rejection and Decision of Dismissal of Amendment dated Oct. 28, 2013 re Japan Application No. 2009-510935, and English Translation.

Extended International Search Report dated Oct. 21, 2013 regarding EP06802931.3—PCT/US2006/034484.

JP2005-197289 Computer Translation.

International Search Report dated Sep. 20, 2007 regarding PCT/US2006/034464.

China Office Action dated Dec. 25, 2009, regarding Chinese Application CN200680054553.9.

Singapore Office Action dated Apr. 24, 2012, regarding Singapore Application No. 200808140-8.

Decision to Grant dated Feb. 17, 2015, regarding Japanese Application No. JP2009-510935.

Japan Office Action dated Jan. 13, 2015, regarding Japanese Application No. JP2009-510935.

Malaysian Office Action dated Jun. 16, 2010 regarding Malaysian Application No. PI20084426.




Notice of Preliminary Rejection dated Jul. 14, 2010, regarding Korean Patent Application No. KR10-2010-7008982.

Notice of Preliminary Rejection dated Jul. 11, 2011, regarding Korean Patent Application No. KR10-2008-7028687.

Notice of Preliminary Rejection dated Apr. 27, 2012, regarding Korean Patent Application No. KR10-2008-7028687.

Japanese Office Action dated Mar. 24, 2015, regarding Japanese Application No. 2014-041575.

\* cited by examiner






FIG. 2  
(Prior Art)




FIG. 3  
(Prior Art)










FIG. 4A  
(Prior Art)



46	Average of P&S Polarized
47	P Polarized
48	S Polarized

FIG. 4B  
(Prior Art)







FIG. 8A  
(Prior Art)



83	Average of P&S Polarized
84	P Polarized
85	S Polarized

FIG. 8B  
(Prior Art)







FIG. 9A  
(Prior Art)



151	Average of P&S Polarized
152	P Polarized
153	S Polarized

FIG. 9B  
(Prior Art)





FIG. 10A  
(Prior Art)



161	Average of P&S Polarized
162	P Polarized
163	S Polarized

FIG. 10B  
(Prior Art)







FIG. 11A  
(Prior Art)



191	Average of P&S Polarized
192	P Polarized
193	S Polarized


FIG. 11B  
(Prior Art)



1801	NO	SiO <sub>2</sub>
1802	$\frac{1}{16}$	$\lambda$ SiO <sub>2</sub>
1803	$\frac{1}{4}$	$\lambda$ SiO <sub>2</sub>
1804	$\frac{1}{2}$	$\lambda$ SiO <sub>2</sub>
1805	$1\frac{3}{4}$	$\lambda$ SiO <sub>2</sub>



FIG. 12B





1806	1.75 λ SiO <sub>2</sub>
1807	1.85 λ SiO <sub>2</sub>

*FIG. 12C*






FIG. 14




FIG. 15A




FIG. 15B




FIG. 15C






FIG. 15D




FIG. 15E




FIG. 15F




FIG. 16A




FIG. 16B




FIG. 16C




FIG. 16D




FIG. 16E






FIG. 16F




*FIG. 17A*  
(Prior Art)




*FIG. 17B*  
(Prior Art)





*FIG. 17C*  
(Prior Art)



*FIG. 17D*  
(Prior Art)




FIG. 18A




FIG. 18B




FIG. 18C




FIG. 18D




FIG. 18E




FIG. 19A




FIG. 19B






FIG. 19C




FIG. 19D




FIG. 19E




FIG. 20A




FIG. 20B




FIG. 21A




FIG. 21B




FIG. 22A




FIG. 22B




FIG. 22C






FIG. 23A




FIG. 23B




FIG. 23C




FIG. 24



1

## LEDs WITH EFFICIENT ELECTRODE STRUCTURES

### CROSS-REFERENCE TO RELATED APPLICATIONS

This patent application is a continuation of U.S. patent application Ser. No. 14/693,667 filed on Apr. 22, 2015, entitled "LEDs WITH EFFICIENT ELECTRODE STRUCTURES," allowed, which is a continuation of U.S. patent application Ser. No. 14/456,935 filed on Aug. 11, 2014, entitled "LEDs WITH EFFICIENT ELECTRODE STRUCTURES," now U.S. Pat. No. 9,099,693, which is a continuation of U.S. patent application Ser. No. 13/674,050 filed on Nov. 11, 2012, entitled "LEDs WITH EFFICIENT ELECTRODE STRUCTURES," now U.S. Pat. No. 9,105,815, which is a continuation of U.S. patent application Ser. No. 13/358,114 filed on Jan. 25, 2012, entitled "LEDs WITH EFFICIENT ELECTRODE STRUCTURES," now U.S. Pat. No. 8,309,972, which is a continuation of U.S. patent application Ser. No. 12/888,379 filed on Sep. 22, 2010, now U.S. Pat. No. 8,114,690, entitled "METHODS OF LOW LOSS ELECTRODE STRUCTURES FOR LEDs," which is a continuation of U.S. patent application Ser. No. 12/493,499 filed on Jun. 29, 2009, now U.S. Pat. No. 7,897,992, entitled "LOW OPTICAL LOSS ELECTRODE STRUCTURES FOR LEDs" which is a divisional of U.S. patent application Ser. No. 11/437,570 filed on May 19, 2006, entitled "LED ELECTRODE," now U.S. Pat. No. 7,573,074, the contents of all of which are hereby expressly incorporated by reference in their entireties.

### TECHNICAL FIELD

The present invention relates generally to light emitting diodes (LEDs). The present invention relates more particularly to electrode structures that mitigate optical losses and thus tend to enhance the brightness and/or the efficiency of LEDs.

### BACKGROUND

Light emitting diodes (LEDs) for use as indicators are well known. LEDs have been used extensively for this purpose in consumer electronics. For example, red LEDs are commonly used to indicate that power has been applied to such devices as radios, televisions, video recorders (VCRs), and the like.

Although such contemporary LEDs have proven generally suitable for their intended purposes, they possess inherent deficiencies that detract from their overall effectiveness and desirability. For example, the light output of such contemporary LEDs is not as great as is sometimes desired. This limits the ability of contemporary LEDs to function in some applications, such as providing general illumination, e.g., ambient lighting. Even high power contemporary LEDs do not provide sufficient illumination for such purposes.

At least a part of this problem of insufficient brightness is due to inefficiency of contemporary LEDs. Efficiency of LEDs is a measure of the amount of light provided as compared to the electrical power consumed. Contemporary LEDs are not as efficient as they can be because some of the light generated thereby is lost due to internal absorption. Such internal absorption limits the amount of light that can be extracted from an LED and thus undesirably reduces the efficiency thereof.

2

Thus, although contemporary LEDs have proven generally suitable for their intended purposes, they possess inherent deficiencies which detract from their overall effectiveness and desirability. As such, it is desirable to provide LEDs that have enhanced brightness and/or efficiency.

### BRIEF SUMMARY

Systems and methods are disclosed herein to provide brighter and/or more efficient LEDs. For example, in accordance with an embodiment of the present invention, an LED can comprise a reflective electrode structure comprising a metal electrode.

More particularly, the electrode can be formed upon a semiconductor material that emits light having a central wavelength  $\lambda$ . This light is emitted in all directions. A comparatively thick, optically transmissive dielectric material can be formed upon the semiconductor material. A portion of the electrode can be formed over the comparatively thick dielectric material. Another portion of the same electrode can be in electric contact with the semiconductor material. The electrode cooperates with the thick dielectric to enhance reflection such that light emitted in the direction of the electrode is reflected back into the semiconductor material and thus has another opportunity to be extracted from the LED.

The term wavelength ( $\lambda$ ), as used herein, refers to the wavelength of light inside of the material that the light is traveling within. Thus, if light within a semiconductor material is being referred to, for example, then the wavelength of this light is its wavelength within the semiconductor material.

The thick dielectric thickness can be greater than  $\frac{1}{2} \lambda$ , where  $\lambda$  is the Wavelength of light inside of the thick dielectric material. The thick dielectric material can have an index of refraction that is lower than that of the semiconductor material and that is greater than or equal 1.0 The light emitting semiconductor material can comprise AlGaAs, AlInGaP, AlInGaN, and/or GaAsP, for example. Other materials can similarly be suitable.

The optically transmissive thick dielectric layer can be a comparatively thick layer of material such as silicon dioxide, silicon monoxide, MgF<sub>2</sub> and siloxane polymers, and/or air, for example. Other materials can similarly be suitable.

There can be an ohmic contact layer between the metal electrode and the semiconductor. The ohmic contact layer can comprise indium tin oxide (ITO), nickel oxide, and/or RuO<sub>2</sub>, for example. Other materials can similarly be suitable. The ohmic contact layer can be part of the semiconductor device comprising of a heavily doped layer.

There can be a current spreading layer between the metal electrode and the semiconductor. The current spreading layer is composed of indium tin oxide, nickel oxide, RuO<sub>2</sub>, for example. Other materials can similarly be suitable.

A series of one or more pairs of DBR dielectric layers can be formed between the thick dielectric layer and the metal electrode such that each DBR dielectric layer of this pair can be optically transmissive, of different indices of refraction from each other, and/or odd multiples of about  $\frac{1}{4}\lambda$  thick.

Each layer of the pairs of DBR dielectric material can comprise titanium dioxide TiO<sub>2</sub>, Ti<sub>3</sub>O<sub>5</sub>, Ti<sub>2</sub>O<sub>3</sub>, TiO, ZrO<sub>2</sub>, TiO<sub>2</sub>ZrO<sub>2</sub>Nb<sub>2</sub>O<sub>5</sub>, CeO<sub>2</sub>, ZnS, Al<sub>2</sub>O<sub>3</sub>, SiN niobium pentoxide (Nb<sub>2</sub>O<sub>5</sub>), tantalum pentoxide (Ta<sub>2</sub>O<sub>5</sub>), siloxane polymers SiO, SiO<sub>2</sub>, and/or MgF<sub>2</sub>, for example. Other materials can similarly be suitable.

The metal electrode can be comprise one or more metal layers, wherein each metal layer can be selected from a



3

group consisting of Al, Ag, Rh, Pd, Cu, Au, Cr, Ti, Pt nickel/gold alloys, chrome/gold alloys, silver/aluminum mixtures and combinations thereof. Other materials can similarly be suitable.

The LED can have either a vertical or lateral structure. A portion of the metal electrode can form an area for wire bonding. A portion of the metal electrode can make an electrical contact to the semiconductor material at the edges of the thick dielectric material. A portion of the metal electrode makes an electrical contact to the semiconductor material through openings in the thick dielectric material.

According to one embodiment of the present invention, a reflective electrode structure for an LED comprises a metal electrode. A GaN material emits light about some central wavelength  $\lambda$ . A comparatively thick silicon dioxide material can be formed upon the GaN material. A portion of the electrode can be formed over the thick dielectric material. Another portion of the same electrode can be in ohmic contact with a semiconductor material. The thick dielectric can have a thickness greater than  $\frac{1}{2} \lambda$ . Both the dielectric material and the metal electrode can make physical contact to the semiconductor via an ITO layer or other materials than can be similarly suitable.

According to one embodiment of the present invention, a reflective electrode structure comprises a metal electrode and a GaN material emits light about some central wavelength  $\lambda$ . A thick silicon dioxide material can be formed upon the GaN material. A series of at least one DBR pair can be formed upon the thick silicon dioxide material.

A portion of the electrode can be formed over both the thick dielectric material and the DBR pairs. Another portion of the same electrode can be in ohmic contact with the semiconductor material. The thick dielectric thickness can be greater than  $\frac{1}{2} \lambda$ .

Each layer of the DBR pairs can be optically transmissive, of different indices of refraction with respect to one another, and can be odd multiples of about  $\frac{1}{4}\lambda$  in thickness. Both the thick dielectric and the metal electrode can make physical contact to the semiconductor via an ITO layer.

Thus, according to one or more embodiments of the present invention a brighter and/or more efficient LED can be provided. Increasing the brightness and/or efficiency of LED enhances their utility by making them more suitable for a wider range of uses, including general illumination.

This invention will be more fully understood in conjunction with the following detailed description taken together with the following drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic diagram showing the concept of critical angle;

FIG. 2 is a semi-schematic perspective view of a contemporary lateral LED structure;

FIG. 3 is a semi-schematic perspective view of a contemporary vertical LED structure;

FIG. 4A is a semi-schematic diagram showing light reflection at a contemporary GaN/Cr/Au interface;

FIG. 4B is a chart showing reflectivity at the GaN/Cr/Au interface of FIG. 4A for different angles of incidence;

FIG. 5A is a semi-schematic diagram showing a contemporary electrode structure having an ohmic contact layer;

FIG. 5B is a semi-schematic diagram showing a contemporary electrode structure having an ohmic contact/current spreading layer;

4

FIG. 6A is a semi-schematic top view of a portion of a contemporary LED die showing a circular contact that can also function as a bond pad;

FIG. 6B is a semi-schematic top view of a portion of a contemporary LED dice showing a cross shaped contact with a circular bond pad;

FIG. 6C is a semi-schematic top view of a portion of a contemporary LED dice showing exemplary contact geometry that is suitable for use with larger LEDs and having a circular contact that can also function as a bonding pad;

FIG. 7A is a semi-schematic side view of a contemporary low aspect ratio electrode structure;

FIG. 7B is a semi-schematic side view of a high aspect ratio electrode structure;

FIG. 8A is a semi-schematic diagram showing light reflection at a contemporary Ag interface;

FIG. 8B is a chart showing reflectivity at the Ag interface of FIG. 8A for different angles of incidence;

FIG. 9A is a semi-schematic diagram showing light reflection at a contemporary GaN/SiO<sub>2</sub>/Ag interface of a vertical structure LED;

FIG. 9B is a chart showing reflectivity at the GaN/SiO<sub>2</sub>/Ag interface of FIG. 9A for different angles of incidence;

FIG. 10A is a semi-schematic diagram showing light reflection at a contemporary GaN/air interface;

FIG. 10B is a chart showing reflectivity at the GaN/air interface of FIG. 10A for different angles of incidence;

FIG. 11A is a semi-schematic diagram showing light reflection at a GaN/SiO<sub>2</sub> interface, wherein the thick dielectric is thick according to an embodiment of the present invention;

FIG. 11B is a chart showing reflectivity at the GaN/SiO<sub>2</sub> interface of FIG. 11A for different angles of incidence;

FIG. 12A is a semi-schematic diagram showing light reflection at a GaN/SiO<sub>2</sub>/Al interface according to an embodiment of the present invention;

FIG. 12B is a chart showing reflectivity at the GaN/SiO<sub>2</sub>/Al interface of FIG. 12A for different angles of incidence wherein thicknesses of the SiO<sub>2</sub> layer are less than or equal to  $\frac{1}{4}$  the wavelength of incident light according to an embodiment of the present invention;

FIG. 12C is a chart showing reflectivity at the GaN/SiO<sub>2</sub>/Al interface of FIG. 12A for different angles of incidence wherein thicknesses of the SiO<sub>2</sub> layer are greater than  $\frac{1}{4}$  the wavelength of incident light according to an embodiment of the present invention;

FIG. 13A is a semi-schematic diagram showing light reflection at a distributed Bragg reflector (DBR) comprised of alternating layers of SiO<sub>2</sub> and TiO<sub>2</sub> according to an embodiment of the present invention;

FIG. 13B is a chart showing reflectivity at the DBR layers of FIG. 13A for different angles of incidence according to an embodiment of the present invention;

FIG. 14 is a chart showing reflectivity of several materials for different angles of incidence according to an embodiment of the present invention;

FIG. 15A is a semi-schematic diagram showing a first exemplary embodiment of a suspended electrode according to the present invention;

FIG. 15B is a semi-schematic diagram showing a second exemplary embodiment of a suspended electrode according to the present invention;

FIG. 15C is a semi-schematic diagram showing a third exemplary embodiment of a suspended electrode according to the present invention;



5

FIG. 15D is a semi-schematic diagram showing a fourth exemplary embodiment of a suspended electrode according to the present invention;

FIG. 15E is a semi-schematic diagram showing a fifth exemplary embodiment of a suspended electrode according to the present invention;

FIG. 15F is a semi-schematic diagram showing a sixth exemplary embodiment of a suspended electrode according to the present invention;

FIG. 16A is a semi-schematic diagram showing a first exemplary embodiment of a suspended electrode with an ohmic contact layer according to the present invention;

FIG. 16B is a semi-schematic diagram showing a second exemplary embodiment of a suspended electrode with an ohmic contact layer according to the present invention;

FIG. 16C is a semi-schematic diagram showing a third exemplary embodiment of a suspended electrode with an ohmic contact layer according to the present invention;

FIG. 16D is a semi-schematic diagram showing a fourth exemplary embodiment of a suspended electrode with an ohmic contact layer according to the present invention;

FIG. 16E is a semi-schematic diagram showing a fifth exemplary embodiment of a suspended electrode with an ohmic contact layer according to the present invention;

FIG. 16F is a semi-schematic diagram showing a sixth exemplary embodiment of a suspended electrode with an ohmic contact layer according to the present invention;

FIG. 17A is cross-section view of a contemporary lateral structure LED;

FIGS. 17B-17D are semi-schematic perspective views showing some steps in the process for fabricating the LED of FIG. 17A;

FIG. 18A is cross-section view of a lateral structure LED according to an embodiment of the present invention;

FIGS. 18B-18E are semi-schematic perspective views showing some steps in the process for fabricating the LED of FIG. 18A;

FIG. 19A is cross-section view of a lateral structure LED according to an embodiment of the present invention;

FIGS. 19B-19E are semi-schematic perspective views showing some steps in the process for fabricating the LED of FIG. 19A;

FIG. 20A is a semi-schematic perspective view showing another embodiment of suspended structure according to an embodiment of the present invention;

FIG. 20B is a semi-schematic perspective view showing another embodiment of suspended structure according to an embodiment of the present invention;

FIG. 21A is a semi-schematic diagram showing an exemplary embodiment of the present invention in an elongated LED;

FIG. 21B is a semi-schematic diagram showing an exemplary embodiment of the present invention in an elongated LED;

FIG. 22A is a semi-schematic diagram showing an exemplary embodiment of the present invention in an elongated LED;

FIG. 22B is a semi-schematic diagram showing an exemplary embodiment of the present invention in an elongated LED;

FIG. 22C is a semi-schematic diagram showing an exemplary embodiment of the present invention in an elongated LED;

FIG. 23A is a semi-schematic diagram showing an exemplary embodiment of the present invention in an elongated LED;

6

FIG. 23B is a semi-schematic diagram showing an exemplary embodiment of the present invention in an elongated LED;

FIG. 23C is a semi-schematic diagram showing an exemplary embodiment of the present invention in an elongated LED; and

FIG. 24 is a semi-schematic diagram showing an exemplary embodiment of the present invention in an elongated LED.

Embodiments of the present invention and their advantages are best understood by referring to the detailed description that follows. It should be appreciated that like reference numerals are used to identify like elements illustrated in one or more of the figures.

## DETAILED DESCRIPTION

Light emitting devices (LEDs) emit light in response to excitation by an electrical current. One typical LED has a heterostructure grown on a substrate by metal-organic vapor phase epitaxy or a similar technique. An LED heterostructure includes n-type and p-type semiconductor layers that sandwich a light producing layer, i.e., an active region. Exemplary active areas may be quantum wells surrounded by barrier layers. Typically, electrical contacts are attached to the n-type and p-type semiconductor layers. When a forward bias is applied across the electrical contacts electrons and holes flow from n-type and p-type layers to produce light in the active region. Light is produced according to well known principles when these electrons and holes recombine with each other in the active region.

The efficiency with which a LED converts electricity to light is determined by the product of the internal quantum efficiency, the light-extraction efficiency, and losses due to electrical resistance. The internal quantum efficiency is determined by the quality of the semiconductor layers and the energy band structure of the device. Both of these are determined during deposition of the semiconductor layers.

The light extraction efficiency is the ratio of the light that leaves the LED chip to the light that is generated within the active layers. The light extraction efficiency is determined by the geometry of the LED, self-absorption of light in semiconductor layers, light absorption by electrical contacts, and light absorption by materials in contact with the LED that are used to mount a device in a package.

Semiconductor layers tend to have relatively high indices of refraction. Consequently, most of the light that is generated in the active region of an LED is internally-reflected by surfaces of a chip many times before it escapes. To achieve high light-extraction efficiency it is important to minimize absorption of light by the semiconductor layers and by electrical connections to the chip. When these layers are made to have very low optical absorption, by being transparent or highly reflective, the overall light extraction in an LED is improved substantially.

Referring now to FIG. 1, light inside of a high index of refraction medium 11 is incident at interface to a lower index of refraction medium 12. The light can be incident at different angles. When light from a high index of refraction medium 11 encounters the interface to a lower index of refraction medium 12 the light can either be transmitted into the lower index of refraction medium 12 or be reflected back into the higher index of refraction medium 11.

According to Snell's law, a portion of the light traveling from a material having an index of refraction  $n_1$  into a material having a lower index of refraction  $n_2$  at an angle less than the critical angle  $\Theta_c$  will pass into the lower index



of refraction material. This is indicated by the arrow on the left that continues from the material having the lower index of refraction  $n_1$  into the material having the higher index of refraction  $n_2$ .

Conversely, according to Snell's law, all of the light traveling from a material having a higher index of refraction  $n_1$  toward a material having a lower index of refraction  $n_2$  at an angle greater than the critical angle  $\Theta_c$  will be reflected back into the higher index of refraction material. This mechanism is known as total internal reflection (TIR) and is indicated by the arrow on the right that does not continue from the material having the higher index of refraction  $n_1$  into the material having the lower index of refraction but the arrow rather extends back through the material having the higher index of refraction.

Light within a material having a higher index of refraction than exists outside of the material (such as light within a semiconductor material where air or an encapsulating epoxy is the outside material) which is incident upon the interface surface at angles greater than  $\Theta_c$  will experience total internal reflection. Typical semiconductor materials have a high index of refraction compared to ambient air (which has an index of refraction of 1.0), or encapsulating epoxy (which can have an index of refraction of approximately 1.5).

In an LED, this light is reflected back into the LED chip where further absorption can undesirably occur from other materials. This undesirable absorption reduces the efficiency of the LED by reducing the amount of light that the LED provides.

For conventional LEDs, the vast majority of light generated within the structure suffers total internal reflection before escaping from a semiconductor chip. In the case of conventional Gallium Nitride (GaN) based LEDs on sapphire substrates, about 70% of emitted light can be trapped between the sapphire substrate and the outer surface of the GaN. This light is repeatedly reflected due to total internal reflection, thus suffering multiple absorptions by the metal electrodes and the other materials. It is thus desirable to create structures that tend to minimize this absorption.

As used herein, the term electrode can refer to a conductor (such as a metal conductor) that supplies current to a semiconductor material of an LED. Thus, an electrode can be in electrical contact with the semiconductor material. However, not all portions of an electrode are necessarily in contact with the semiconductor material. Indeed, according to one or more embodiments of the present invention, a portion of an electrode is in electrical contact with the semiconductor material and another portion of an electrode is not in electrical contact with the semiconductor.

Referring now to FIG. 2, a contemporary lateral structure LED is shown. Regions on the surface of a p-layer **21** and an n-layer **22** of an LED **20** can be metallized so as to form electrodes **23** and **24**. p-n junction or active is between p-layer **21** and an n-layer **22**. Electrodes **23** and **24** provide a means to provide electrical power to LED **20**. For device structures where the semiconductor is supported by an optically transparent, electrically non-conductive substrate **23**, comprised of a material such as sapphire, the electrical contact to p-layer **21** and n-layer **22** must be made from the top surface.

In the configuration shown in FIG. 2, p-layer **21** is already exposed at top surface and electrical contact can be readily made therewith. However n-layer **22** is buried beneath both p-layer **21** and active region **26**. To make electrical contact to p-layer **22**, a cutout area **28** is formed by removing a portion of p-layer **21** and active layer **26** (the removed portion is indicated by the dashed lines) so as to expose

n-layer **24** therebeneath. After the creation of cutout area **28**, the n-layer electrical contact or electrode **24** can be formed.

Such device structures as that shown in FIG. 2 result in the current flowing generally in the lateral direction. This is why they are referred to as lateral structures. One disadvantage of such lateral structures is that a portion of the active light producing region must be removed to produce the cutout structure **28** so the n-electrode **24** can be formed. Of course, this reduces the active region area and consequently reduces the ability of LED **20** to produce light.

Referring now to FIG. 3, an LED **30** can alternatively comprise structures where the semiconductor (comprised of a p-layer **31** and an n-layer **32** that cooperate to define an active region **36**) is supported by an electrically conductive substrate **37**. Substrate **37** can be formed of an optically transparent conductive material such as silicon carbide or can be formed of an optically non-transparent, electrically conductive substrate such as copper or molybdenum. Such LEDs can be configured to have either the n-layer, or p-layer in contact with the substrate.

In such LEDs, electrically conductive substrate **37** serves as one electrode while the other electrode **33** can be readily formed on the top surface, e.g. p-layer **31**. Since the contacts or electrodes are on opposing surfaces of LED **30**, current flow is in a generally vertical direction. Such devices are thus referred to as vertical structures.

Regardless of whether the metal electrodes are for vertical or lateral LED structures, they must satisfy similar requirements. These requirements include good adhesion, the ability to make ohmic contact to the semiconductor, good electrical conductivity, and good reliability. Often, these requirements are satisfied by using two or more layers. For example a first layer of metal such as chromium or titanium can provide good adhesion and ohmic contact. A second layer of metal such as silver or gold can provide good electrical conductivity.

Although chromium has good adhesion and gold is a good electrical conductor. Neither material has good optical reflectivity in the visible region. The optical reflectivity and the corresponding optical absorption can be calculated from the refractive indices of these structures and their corresponding thicknesses.

Where a material thickness has not been given herein, the thickness can be assumed to be great enough such that optical interference effects are not an issue. For example, such reflectivity calculations typically assume the incident and exit medium to be semi-infinite. In cases of metal reflector layers where their thickness have not been specified, they are assumed to be thick enough, typically a few thousand nanometers, so that an insignificant amount of light reaches the other surface of the metal. The refractive index values of Table 1 are used to calculate all reflectivity curves in this disclosure.

TABLE 1

Dielectric Material	Abbrev.	Wave-length (nm)	Refractive Index (Real)	Refractive Index (Imaginary)
Aluminum	Al	450	0.49	-4.7
Titanium Dioxide	TiO <sub>2</sub>	450	2.57	-0.0011
Silicon Dioxide	SiO <sub>2</sub>	450	1.465	0
Air	Air	450	1	0
Gold	Au	450	1.4	-1.88
Chromium	Cr	450	2.32	-3.14
Indium Tin Oxide	ITO	450	2.116	-0.0047
Titanium	Ti	450	2.27	-3.04



TABLE 1-continued

Dielectric Material	Abbrev.	Wave-length (nm)	Refractive Index (Real)	Refractive Index (Imaginary)
Silver	Ag	450	0.132	-2.72
Gallium Nitride	GaN	450	2.45	
Nano Porous Silicon Dioxide	SiO <sub>2</sub> _Nano	633	1.1	0
Titanium Dioxide	TiO <sub>2</sub>	633	2.67	0
Gallium Phosphide	GaP	633	3.31	0
Silicon Dioxide	SiO <sub>2</sub>	633	1.456	0

The thickness of materials as referenced in this disclosure can be in absolute units, TABS, such as microns ( $\mu\text{m}$ ) or nanometers (nm). Alternatively, the thickness of material can be given relative to the number of wavelengths in the medium, TIRel. When given as the number of wavelengths ( $\lambda$ ), the parameter specifically refers to the wavelength of light within the material itself. This can be converted to the absolute thickness by multiplying by the index of refraction of the material (N) as indicated by Equation 1 below. For example a  $\frac{1}{4}\lambda$  of SiO<sub>2</sub> at 450 nm would be 76.8 nm (0.25 450/1.465).

$$\text{TABS} = (\text{TIRel}/N) \cdot \lambda \quad (\text{Equation 1})$$

The optically reflectivity curve as a function of incident angle has two components, i.e., P-polarized light and S-polarized light. P-polarized light experiences Brewster's angles and has a lower overall reflectivity than S-polarized light.

Referring now to FIG. 4A, a diagram of a contemporary semiconductor and electrode structure showing the reflectivity of an electrode 44 for light originating within the semiconductor 41 is provided. The electrode utilizes a typical chromium 42 and gold 43 electrode configuration and is formed upon a GaN semiconductor 41. For a reflection at an incident angle of 45 degrees, an average of only 25% of the P-polarized and S-polarized light is reflected while, 75% of the light is absorbed. Thus, this contemporary configuration is undesirably highly absorbing.

Although FIG. 4A shows a gold/chromium metal electrode structure formed upon GaN, other metals and semiconductor materials can alternatively be utilized.

Referring now to FIG. 4B, a chart shows reflectivity at the GaN/Cr/Au interface of the device of FIG. 4A for different angles of incidence.

Referring now to FIG. 5A, a more generic contemporary contact structure is shown. According to this more generic contact structure, there may be an ohmic contact and/or current spreading layer 52 between a metal contact 53 and a semiconductor material 51. The metal contact 53 may have multiple layers for purposes for adhesion, diffusion barrier, solder, electrical conductivity, and ohmic contact. The layers can be fabricated from various metals and combinations of metals, including nickel, platinum, titanium, silver, aluminum, gold, tin, lead, and chromium. The semiconductor material 51 can be from the material systems such as AlGaAs, AlInGaP, AlInGaN, and GaAsP. The ohmic contact layer can be part of the metal electrode layers such as nickel oxide.

Referring now to FIG. 5B, an electrically conductive metal oxide such as indium tin oxide or nickel oxide can be deposited on entire surface of semiconductor 55 to define an ohmic contact/current spreading layer 56 upon which metal electrode 57 can be formed. In such a case, layer 56 serves both as an ohmic contact and current spreading layer. There

can be a layer that allows for ohmic contact on the very top of the LED semiconductor material, such as a heavily doped region.

Regardless of the exact metal electrode configuration, semiconductor material or LED structure, contemporary metal electrodes undesirably absorb some light. In addition, metal contacts are not transparent, they block the available surface area where light can escape. Thus, such contemporary electrodes have a double effect. They not only directly absorb a portion of the incident light, but the remaining reflected light is directed back into the device where it suffers further absorption by other materials. The total amount of absorption is highly dependent on the exact configuration of the electrode and tends to scale proportionally to the size of the electrode contact area.

Referring now to FIGS. 6A-6C, the principle of current spreading so as to mitigate the problem of current crowding is discussed. The p-layer and n-layer of contemporary LEDs are thin and have relatively low electrical conductivity. By themselves, these layers do not evenly distribute current to all regions of the p-n junction, i.e., the active region. For larger areas where portions of the active region are far away from the electrode, there will be less current flow in these distant areas than in areas close to the metal contact. This results in uneven current distribution and consequent uneven light emission. To reduce current crowding, the geometry of the metal electrodes is extended over the semiconductor surface. These extensions however lead to additional undesirable light absorption.

With particular reference to FIG. 6A, a circular contact or electrode 62 can be formed upon a semiconductor 61 and can serve as a wire bond pad. With particular reference to FIG. 6B, a cross shaped contact 63 can be combined with electrode 62 to enhance current spreading. With particular reference to FIG. 6C, various other geometrical structures 63 can similarly be combined with electrode 62 to facilitate current spreading, especially on larger LED dies.

Typically, wire bonds are used as a means to provide electric power the LED. However the wire bond pad areas must be some minimum size of about 100  $\mu\text{m}$  by 100  $\mu\text{m}$ . Since the size of each wire bond pad is fixed regardless of device size, the absorbing and opaque wire bond areas can be a significant portion of the overall surface area and for same LED devices.

One method for reducing the undesirable absorption of light by an electrode is to minimize the contact area or the width of the electrode. If electrical connection to the LED semiconductor material is the only consideration, then the contact width can be quite narrow, such as on the order of a few microns. However, an important consideration is the undesirable increase of electrical resistivity caused by decreasing the cross sectional area. In high power applications, the electrode may carry an amp or more of current. This requires the cross sectional area, width (W)×thickness (T) to be of some minimum value to minimize electrical resistance. Thus, the contact area or width of the electrode cannot merely be reduced without otherwise compensating for the increase in resistivity of the electrode.

Referring now to FIG. 7A, a typical dimension for a gold electrode is W=20  $\mu\text{m}$  and T=2  $\mu\text{m}$  for a total cross sectional area of 40  $\mu\text{m}^2$ . Theoretically, one could keep a constant cross sectional area and therefore a constant electrical resistance by proportionally increasing thickness while decreasing the width as discussed with reference to FIG. 7B below.

Referring now to FIG. 7B, according to one embodiment of the present invention the aspect ratio of electrode 77 can



be increased. That is, the height of electrode 77 can be increase as compared to the width thereof. For example, the height can be increase so as to provide a thickness greater than 2.5  $\mu\text{m}$ . In this manner, the area of electrode 74 that is in contact with semiconductor 75 (and is thus available for light absorption) is reduced and light absorption is consequently similarly reduced. Increasing the height of electrode 77 desirably maintains its conductivity. The contact area has been decreased and the thickness of the electrode has been increased so as to maintain desired conductivity. However manufacturing cost and practical process considerations typically limit electrode thickness to 2.5  $\mu\text{m}$  or below. Thus the electrode contact area and its associated absorption become much greater than would be necessary if the electrode was used for only electrical contact to the semiconductor material.

Another method for reducing electrode absorption is to increase the reflectivity of the electrode. Several prior art approaches have been used to create reflective electrodes for LEDs. The simplest is to use a metal that has a high reflectivity. These include Al, Ag, Re and others known to one familiar with the art.

The chosen metal needs to not only have a high reflectance, but must also make an acceptably low resistance ohmic contact to the semiconductor material. In the case of p-type AlInGaIn, only Ag combines low electrical resistance with high reflectivity.

Referring now to FIG. 8A, an electrode structure comprised of Ag is shown. That is, an Ag electrode 82 is formed upon a semiconductor substrate 81. Unfortunately, Ag presents a reliability concern because it is subject to tarnish and it is subject to electromigration during device operation. Also, the contact resistance of Ag-based contacts sometimes increases with time during device operation.

Referring now to FIG. 8B, the reflectance of the Ag electrode of FIG. 8A for different angles of incidence is shown. Even with a highly reflective metal electrode, silver, the absorption per reflection near normal incidence is about 10%. It would be desirable to further decrease absorption to well below 10%.

Referring now to FIG. 9A, it is known to use a  $\frac{1}{4}\lambda$  layer of dielectric 103, i.e., SiO<sub>2</sub>, to enhance reflectivity in a vertical structure LED. The dielectric 103 is formed between a GaN semiconductor 104 and an Ag metal layer 102, both of which are formed upon a conductive holder 101. However, as discussed below, the use of a  $\frac{1}{4}\lambda$  of dielectric does not substantially enhance reflectivity.

Referring now to FIG. 9B, it can be seen that the use of the  $\frac{1}{4}\lambda$  layer of dielectric does provide enhanced reflectance for the S polarized light incident thereon, as indicated by curve 153. However, the P polarized light incident upon this dielectric layer has a deep dip in the reflectance curve around 47°, as indicated by curve 152. This dip substantially reduces the overall reflectivity, as indicated by the curve 151 for the average of the S polarized and the P polarized light. Therefore, the use of a  $\frac{1}{4}\lambda$  layer of dielectric is not a suitable solution to the problem of light absorption by an LED electrode.

According to one embodiment of the present invention, a reflective electrode structure minimizes contact area between the electrode and the LED semiconductor material. A comparatively thick dielectric material is disposed between a conductive electrode and the semiconductor material so as to electrically isolate portions of the electrode while allowing for other portions to make electrical contact. The dielectric material can be of a lower index of refraction than the semiconductor and can be thick enough such that

total internal reflection occurs for incident angles greater than the critical angle  $\Theta_c$ , as discussed below.

Total internal reflection for dielectric materials provides the desirable capability for approximately 100% reflectivity. Total internal reflection occurs beyond the critical angle,  $\Theta_c$ . In the case of a GaN to air interface, the critical angle is approximately 24°. In the case of a GaN to SiO<sub>2</sub> interface, the critical angle is approximately 37°.

Referring now to FIG. 10A, a semi-schematic diagram shows light reflection at a GaN/air. A ray of light is shown being reflected from the interface back into the GaN semiconductor material 121 because the angle of incidence is greater than the critical angle  $\Theta_c$ .

Referring now to FIG. 10B, a chart shows reflectivity at the GaN/air interface of FIG. 10A for different angles of incidence.

Referring now to FIG. 11A, a semi-schematic diagram shows light reflection at a GaN/SiO<sub>2</sub> interface according to an embodiment of the present invention. A ray of light is shown being reflected from the interface of the GaN semiconductor material 131 and the SiO<sub>2</sub> layer 132 back into the GaN semiconductor material 131 because the angle of incidence is greater than the critical angle  $\Theta_c$ .

Referring now to FIG. 11B, a chart shows reflectivity at the GaN/SiO<sub>2</sub> interface of FIG. 11A for different angles of incidence according to an embodiment of the present invention.

Referring now to FIG. 12A, is a semi-schematic diagram show light reflection at a GaN/SiO<sub>2</sub>/Al interface according to an embodiment of the present invention. A portion of electrode 173 is suspended over GaN substrate 171 and has a thick dielectric SiO<sub>2</sub> layer 172 formed therebetween. Another portion of electrode 173 is formed directly upon GaN substrate 171.

Referring now to FIG. 12B, is a chart showing the P-polarization reflectivity at the GaN/SiO<sub>2</sub>/Al interface of FIG. 12A for different angles of incidence wherein thicknesses of the SiO<sub>2</sub> layer are less than or equal to  $\frac{1}{4}\lambda$ . According to an embodiment of the present invention. At a  $\frac{1}{6}\lambda$  of SiO<sub>2</sub> there is no total internal reflection effect and the reflectivity is marginally worse than without the SiO<sub>2</sub> layer. At a  $\frac{1}{4}\lambda$  of SiO<sub>2</sub> there is still no TIR effect and the reflectivity is dramatically worse. At  $\frac{1}{2}\lambda$  of SiO<sub>2</sub> total internal reflection does occur for large incident angles but a tremendous dip in reflectivity occurs at approximately 38°. At  $\frac{3}{4}\lambda$ , total internal reflection occurs for the high angles of incidence and no noticeable dip in reflectivity. Since TIR begins at  $\frac{1}{2}\lambda$  of SiO<sub>2</sub>, the term "thick" dielectric will refer to all dielectrics thicker or equal to  $\frac{1}{2}\lambda$ .

Referring now to FIG. 12C, is a chart showing reflectivity at the GaN/SiO<sub>2</sub>/Al interface of FIG. 12A for different angles of incidence wherein thicknesses of the SiO<sub>2</sub> layer are greater than 1% the wavelength of incident light according to an embodiment of the present invention.

Once the dielectric layer is greater than this minimum thickness for total internal reflection, its exact thickness is not as critical as in conventional optical coatings based on interference. This allows for greater latitude in the manufacturing process. This is illustrated in FIG. 12C, which shows the reflectivity curves of for a thick dielectric at two different thicknesses, one at 1.75 $\lambda$ , and the other at 1.85 $\lambda$ . The total internal reflection angle does not change.

Referring now to FIG. 13A, a semi-schematic diagram shows light reflection at a distributed Bragg reflector (DBR) comprised of alternating layers of SiO<sub>2</sub> 182 and TiO<sub>2</sub> 183 on top of the thick dielectric SiO<sub>2</sub> base layer 185 according to an embodiment of the present invention. An electrode 184



makes electrical contact to semiconductor material **181** and is the final layer onto top of the DBR stack. Thick dielectric layer **185** is formed between the DBR stack and semiconductor material **181**.

The thick dielectric creates an effective reflector at high angles. However, it does not substantially enhance the reflectivity below the critical angle. It is possible to add a distributed Bragg reflector (DBR) to reflect the light at these lower angles. DBRs are typically fabricated using a series of alternating high index/low index dielectric materials. As shown in FIG. **13A**, a series of 2 pairs of  $\frac{1}{4}\lambda$  SiO<sub>2</sub> and  $\frac{1}{4}\lambda$  TiO<sub>2</sub> over a thick layer of  $1\frac{3}{4}\lambda$  SiO<sub>2</sub> enhances the reflectivity at lower angles. DBRs use optical interference to affect reflectivity, as result their thickness is more critical than the thickness of the underlying thick SiO<sub>2</sub> layer.

Table 2 below provides further information regarding the electrode materials utilized according to one or more embodiments of the present invention. The reference wavelength for the coating thickness is 0.4500 microns. The phase and retardance values are in degrees. The coating has six layers. The incident media is GaN. The wavelength of the light used is 0.4500 microns.

TABLE 2

Material	Thickness
Al1	1.000000
SiO2	0.250000
TiO2	0.250000
SiO2	0.250000
TiO2	0.250000
SiO2	0.750000

Referring now to FIG. **13B**, is a chart showing reflectivity at the DBR layers of FIG. **13A** for different angles of incidence according to an embodiment of the present invention compared to a design with only thick dielectric compared to a design with no thick dielectric and no DBR.

Referring now to FIG. **14**, is a chart showing reflectivity of several materials for different angles of incidence according to an embodiment of the present invention as compared to prior art. A Au metal layer with a Cr under layer has the worst reflectance as indicated by the lowest curve **1951**. Al is substantially better as indicated by curve **1952**. Ag is even better as indicated by curve **1953**. An Ag metal layer with a thick SiO<sub>2</sub> dielectric under layer has generally better reflectance than Ag, although curve **1954** dips below curve **1953** in some places. An Ag metal layer with 2 pairs of DBR followed by with a thick SiO<sub>2</sub> has the best reflectance, as indicated by curve **1955**.

Referring now to FIG. **15A**, a semi-schematic diagram shows a first exemplary embodiment of a suspended electrode according to the present invention. Electrode **142a** is suspended above a GaN substrate **141** such that a thick air gap **143a** is formed therebetween. Electrode **142a** is supported on both sides thereof.

Referring now to FIG. **15B**, a semi-schematic diagram shows a second exemplary embodiment of a suspended electrode according to the present invention. Electrode **142b** is suspended above the GaN substrate **141** such that a plurality of air gaps **143b** are formed therebetween. Electrode **142a** is supported on both sides and in the middle thereof.

Referring now to FIG. **15C**, a semi-schematic diagram shows a third exemplary embodiment of a suspended electrode according to the present invention. Electrode **142c** is suspended above the GaN substrate **141** such that a thick air

gap **143c** is formed therebetween. Electrode **142c** is supported only on one side thereof.

Referring now to FIG. **15D**, a semi-schematic diagram shows a fourth exemplary embodiment of a suspended electrode according to the present invention. Electrode **142d** is suspended above the GaN substrate **141** and a thick SiO<sub>2</sub> layer **143d** is formed therebetween. Electrode **142d** is supported on both sides thereof.

Referring now to FIG. **15E**, a semi-schematic diagram shows a fifth exemplary embodiment of a suspended electrode according to the present invention. Electrode **142e** is suspended above the GaN substrate **141** and a plurality of sections of a thick SiO<sub>2</sub> layer **143e** are formed therebetween. Electrode **142e** is supported on both sides and in the middle thereof.

Referring now to FIG. **15F**, a semi-schematic diagram shows a sixth exemplary embodiment of a suspended electrode according to the present invention. Electrode **142f** is suspended above the GaN substrate **141** such that a thick SiO<sub>2</sub> layer **143f** is formed therebetween. Electrode **142f** is supported only on one side thereof.

Referring now to FIG. **16A**, a semi-schematic diagram shows a first exemplary embodiment of a suspended electrode with an ohmic contact layer according to the present invention. The structure of the electrode of FIG. **16A** is similar to that of FIG. **15A**, except for the addition of indium tin oxide (ITO) layer **144**.

Referring now to FIG. **16B**, a semi-schematic diagram shows a second exemplary embodiment of a suspended electrode with an ohmic contact layer according to the present invention. The structure of the electrode of FIG. **16B** is similar to that of FIG. **16A**, except for the addition of indium tin oxide (ITO) layer **144**.

Referring now to FIG. **16C**, a semi-schematic diagram shows a third exemplary embodiment of a suspended electrode with an ohmic contact layer according to the present invention. The structure of the electrode of FIG. **16C** is similar to that of FIG. **15C**, except for the addition of indium tin oxide (ITO) layer **144**.

Referring now to FIG. **16D**, a semi-schematic diagram shows a fourth exemplary embodiment of a suspended electrode with an ohmic contact layer according to the present invention. The structure of the electrode of FIG. **16D** is similar to that of FIG. **15D**, except for the addition of indium tin oxide (ITO) layer **144**.

Referring now to FIG. **16E**, a semi-schematic diagram shows a fifth exemplary embodiment of a suspended electrode with an ohmic contact layer according to the present invention. The structure of the electrode of FIG. **16E** is similar to that of FIG. **15E**, except for the addition of indium tin oxide (ITO) layer **144**.

Referring now to FIG. **16F**, a semi-schematic diagram shows a sixth exemplary embodiment of a suspended electrode with an ohmic contact layer according to the present invention. The structure of the electrode of FIG. **15F** is similar to that of FIG. **14F**, except for the addition of indium tin oxide (ITO) layer **144**.

Referring now to FIGS. **17A-17D**, an exemplary, contemporary, lateral LED structure and the process for forming it are shown.

[With particular reference to FIG. **17A**, a pair of wire bond pads **1091** and **1092** facilitate the application of current to a semiconductor **1093**. Semiconductor **1093** is formed upon a substrate **1096**. Semiconductor **1093** comprises an p-layer **1097** and a n-layer **1098** (n-layer **1098** and p-layer **1097** are generally interchangeable for the purposes of this



15

discussion) The current causes active region 1094 to produce light according to well known principles.

With particular reference to FIG. 17B, the fabrication of the LED of FIG. 9A comprises forming a semiconductor layer 1093 upon a substrate 1096. Semiconductor layer 1093 comprises an n-layer 1098 and a p-layer 1097 (as shown in FIG. 17A).

With particular reference to FIG. 17C, a portion of p-layer 1097 is removed, such as by etching. A sufficient amount of p-layer 1097 is removed so as to expose a portion of n-layer 1098 therebeneath. Removal of the portion of p-layer 1097 defines a cutout portion 1099. The formation of cut out 1099 leaves n-layer 1098 exposed.

With particular reference to FIG. 17D, wire bond pad 1091 is formed upon p-layer 1097 and wire bond pad 1092 is formed upon n-layer 1098. wire bond pads 1091 and 1092 cover a comparatively large portion of the surface area of semiconductor 1093. For example, the electrode wire bond pads of a contemporary LED can be  $100\ \mu\text{m} \times 100\ \mu\text{m}$ . They thus absorb an undesirably large amount of the light produced by active region 1094. Further, the comparatively large cut out area 1099 that is required for wire bond pads 1092 undesirably reduces the size of active area 1094 and thus further reduces the amount of light produced by such contemporary LEDs. Since the size of each electrode is fixed regardless of device size, the undesirable light absorption can be a significant portion of the overall surface area, particularly for smaller LEDs.

It is worthwhile to appreciate that that the formation of such an electrode structure that is partially within and partially outside of a cutout offers substantial advantage, even if the electrode is not reflective. For example, the electrode structure described in connection with FIGS. 18A-18B below provides adequate bonding area while minimizing the size of the cutout such that less active area is removed and more light can be produced.

Referring now to FIGS. 18A-18E, an exemplary lateral LED structure and the process for forming it according to an embodiment of the present invention are shown. A thick dielectric layer 1101 and 1102 is formed beneath wire bond pads 1091a and 1092a, respectively. Thick dielectric layers 1101 and 1102 enhance the reflectivity of wire bond pads 1091a and 1092a such that undesirable light absorption thereby is substantially decreased. A portion of each wire bond pad 1091a and 1092a remains in contact with semiconductor 1093 so as to facilitate current flow therethrough.

As used herein, a thick dielectric layer is a layer having sufficient thickness such that effects of interference are not substantial. Moreover, as used herein a thick dielectric layer can have a thickness of greater than  $\frac{1}{4}\lambda$ . For example, a thick dielectric layer can have a thickness equal or great then  $\frac{1}{2}\lambda$ , approximately  $1.5\lambda$ , approximately  $1.75\lambda$ , or greater than  $1.75\lambda$ .

With particular reference to FIGS. 18B and 18C, semiconductor 1093 is formed upon substrate 1096 and cutout 1099 is formed in semiconductor 1093 as in FIGS. 17B and 17C.

With particular reference to FIG. 18D, thick dielectric layers 1101 and 1102 are formed upon p-layer 1097 and n-layer 1098, respectively. Thick dielectric layers 1101 and 1102 can be formed according to well known principles.

With particular reference to FIG. 18E, wire bond pad 1091a is formed so as to at least partially cover thick dielectric layer 1101 and wire bond pad 1092a is formed so as to at least partially cover thick dielectric layer 1102. As mentioned above, a portion of wire bond pads 1091a and 1092a contacts semiconductor 1093 therebeneath.

16

Referring now to FIG. 19A-19E an exemplary lateral LED structure and the process for forming it according to an embodiment of the present invention are shown.

With particular reference to FIG. 19A, a thick dielectric layer 1101 and 1102a is formed beneath wire bond pads 1091a and 1092b, respectively. Thick dielectric layers 1101 and 1102a enhance the reflectivity wire bond pads 1091a and 1092b such that undesirable light absorption thereby is substantially decreased. A portion of each wire bond pad 1091a and 1092b remains in contact with semiconductor 1093 so as to facilitate current flow.

With particular reference to FIGS. 19B and 19C, semiconductor 1093 is formed upon substrate 1096 and cutout 1099a is formed in semiconductor 1093 as in FIGS. 17B and 17C. However, in this embodiment cutout 1099a is formed in an L-shaped configuration so as to mitigate the amount of surface area thereof. In this manner, less of the active area is sacrificed in the formation of cutout 1099a and the brightness of the LED is consequently enhanced.

With particular reference to FIG. 19D, a thick dielectric layer 1101 is formed upon the p-layer 1097. Another thick dielectric layer 1102a is formed partially on the p-layer 1097 and partially on the n-layer 1098. Thick dielectric layers 1101 and 1102a can again be formed according to well known principles. In this instance thick dielectric layer 1102a is formed downwardly, along the side of p-layer 1097 and active layer 1094 so as to electrically insulate wire bond pad 1092b therefrom. That is, thick dielectric layer 1102a is formed upon both p-layer 1097 and n-layer 1098, as well as the interface therebetween, i.e., active layer 1094. Thick dielectric layer 1102a stair steps downwardly from n-layer 1097 to n-layer 1098. This configuration of thick dielectric layer 1102a is best seen in the cross section of FIG. 19A.

With particular reference to FIG. 19E, wire bond pad 1091a is formed so as to at least partially cover thick dielectric layer 1101 and wire bond pad 1092b is formed so as to at least partially cover thick dielectric layer 1102a. As mentioned above, a portion of wire bond pad 1091a contacts p-layer 1097 and a portion of wire bond pad 1092b contacts n-layer 1098. In this instance, wire bond pad 1092b is formed downwardly, insulated by and covering thick dielectric layer 1102a and electrically contacting n-layer 1098. The configuration of wire bond pad 1092b is best seen in FIG. 19A.

In this embodiment, thick dielectric layers 1101 and 1102a substantially mitigate light absorption by wire bond pads 1091a and 1092b so as to enhance the brightness of the LED. The reduced size of cutout 1099a provides a larger active area 1094, so as to further enhance the brightness of the LED.

According to the present invention, a thick dielectric can be formed between at least a portion of each bond pad and/or electrode and the semiconductor material. The thick dielectric material enhances reflectivity such that undesirable light absorption by the bond pad and/or electrode is substantially mitigated.

Referring now to FIG. 20A, a semi-schematic perspective view shows one embodiment of a suspended electrode structure according to an embodiment of the present invention. A metal electrode 162 is formed upon a semiconductor 161. A thick dielectric 163 is formed between metal electrode 162 and semiconductor 161. A portion of electrode 162 is formed over thick dielectric 163 and a portion of electrode 162 contacts semiconductor 161 such that electrode 162 is in electrical contact with semiconductor 161.

Referring now to FIG. 20B, a semi-schematic perspective view shows another configuration of a suspended electrode



17

structure according to an embodiment of the present invention. This structure is generally similar to that of FIG. 20A except that thick dielectric 163 is broken up such that portions of electrode 162 contact semiconductor in different places than in FIG. 20A. As shown in FIG. 20B, multiple contacts of electrode 162 to semiconductor 161 are provided. As those skilled in the art will appreciate, various configurations of electrode 162 and thick dielectric 163, with electrode 162 contacting semiconductor 161 in various different places, are possible.

FIGS. 21A-24 show exemplary electrode structures that utilize thick dielectrics according to one or more embodiments of the present invention. For example, one or more layers of insulating dielectric can be formed under the bond pads. Some advantages of such construction include: the mitigation of current crowding, thus facilitating a simplified design; the minimization of light absorption because the dielectric layer(s) under the electrode can form a mirror; more efficient use of the emission area that is achieved by reducing the cutout area; a more easily scalable design for a large range of die sizes; comparatively low forward voltage; and more even current spreading.

The exemplary embodiments of FIGS. 21A-24 are implementations of an elongated chip. Such elongated chips can provide enhanced brightness with better efficiency.

Referring now to FIG. 21A, an electrode design for an elongated chip is shown. Thick dielectric layers 1002 and 1003 can be formed under each of the bond pads 1006 (the p-bond pad, for example) and 1007 (the n-bond pad, for example). N-bond pad 1007 and n-electrode extension 1001 are formed upon an etched away portion of semiconductor material 1008 or cutout 1004.

The thick dielectric layers 1002 and 1003 insulate the bond pads 1006 and 1007 from semiconductor material 1008 so as to mitigate current crowding. This results in an improved geometry for more even current flow. Hot spots that cause uneven brightness and can result in damage to the LED are substantially mitigated.

Such thick dielectric layers are not formed under conductive extensions 1001 and 1005 that define n-wiring and p-wiring respectively. Extensions 1001 and 1005 thus more evenly distribute current throughout semiconductor 1008. That is, the distance between the electrodes that provide current to the LED tends to be more equal according to one aspect of the present invention.

It is worthwhile to appreciate that total internal reflection (TIR) provides a substantial advantage in enhancing light extraction for one or more embodiments of the present invention. The use of a DBR structure is optional and can be used, according to at least one embodiment of the present invention, to further enhance light extraction.

The use of TIR and/or DBR structures as described above can substantially mitigate undesirable absorption of light under bond pads 1006 and 1007. Such insulators (as well as insulating layers 1002 and 1003) can be formed beneath bond pads 1006 and 1007 and beneath extensions 1001 and 1005, so that current flow through semiconductor (and consequently the active region thereof) is more evenly distributed.

Bond pads 1006 and 1007, as shown in FIGS. 21A and 21B, are not located exactly at the end of the wire traces or extensions 1001 and 1005. This is to show that bond pads 1006 and 1007 can be placed at any arbitrary location along the trace. Thus, bond pads 1006 and 1007 can be placed at the end, near the end, and/or in the middle of extensions 1001 and 1005. Any desired location of bond pads 1006 and 1007 can be used.

Referring now to FIG. 21B, a potential improvement with respect to the configuration of FIG. 21A is shown. The area

18

of cutout 1104 is reduced by putting the n-bond pad above the p-surface and separated from the p-surface by the thick dielectric. That is, at least a portion of the n-bond pad is not in cutout 1104 and cutout 1104 can thus be much smaller than in FIG. 21A. This thick dielectric must also cover the edges of the cutout to ensure isolation of the n-bond pad from the p-layer. That is, the area of the cutout is reduced such that the size of the active area is increased. The larger emission area facilitated by using a smaller cutout 1104 can enable a greater power output.

In some applications, the distance between the p and n electrodes may be too great, thus resulting in an undesirably high forward voltage. In such cases, the use of multiple electrodes may be beneficial. FIGS. 22A-23C show various exemplary implementations of three electrode designs that can mitigate such undesirably high forward voltages.

Referring now to FIGS. 22A-22C, the n-bond pad is shown split into two electrically isolated pads 1217 and 1218. In principle, they can be touching (and thus in electrical contact with one another) and thus effectively form a single pad. There can be two separate wire bonds, one to each of pads 1217 and 1218. However if a gap 1220 between pad 1217 and 1218 is small enough, then a single bond pad can be used to electrically connect bond pads 1217 and 1218 together. In this manner, any desired number of such electrodes can be used.

With particular reference to FIG. 22A, two n-bond pads 1217 and 1218 and a single p-bond pad 1219 can be used. Two thick dielectric layers 1204 and 1283 can be formed between each bond pad 1219 and the semiconductor material 1280 disposed therebeneath. Similarly, a thick dielectric layer 1202 can be formed between bond pads 1217 and 1218 and the semiconductor material 1201 of cutout 1281. As mentioned above, such construction results in more even current distribution. This is particularly true for larger and/or higher current LEDs.

With particular reference to FIG. 22B, the area of cutout 1201 is reduced with respect to that shown in FIG. 22A in a manner analogous to that of FIG. 21B. Again, two thick dielectric layers 1204 and 1283 can be formed between each bond pad 1219 and the semiconductor material 1280 disposed therebeneath. Similarly, a thick dielectric layer 1202 can be formed between bond pads 1217 and 1218 and the semiconductor material 1201 of cutout 1281.

With particular reference to FIG. 22C, p-wiring extension 1203 extends beneath n-bond pad thick dielectric 1202 such that a distal end 1230 of p-wiring extension extends to the right of thick dielectric 1202. Again, two thick dielectric layers 1204 and 1283 can be formed between each bond pad 1219 and the semiconductor material 1280 disposed therebeneath. Similarly, a thick dielectric layer 1202 can be formed between bond pads 1217 and 1218 and the semiconductor material 1201 of cutout 1281.

With particular reference to FIG. 23A-23C, the p-layer and the n-layer are reversed in position (with a consequent reversal in the respective bond pads, insulators, etc) to show that the construction of FIGS. 22A-22C is suitable with either type of device. Thus, n-bond 1507 and thick n-bond pad dielectric 1503 are formed on cutout 1504 and p-bond pads 1511 and 1512 and thick p-bond pad dielectric 1501 are not formed on cutout 1504 (which is the opposite of the construction shown in FIGS. 22A-22C). Thus, the electrodes are reversed with respect to those shown in FIGS. 22A-22C.

With particular reference to FIG. 24, a two electrode LED that facilitates more uniform current distribution is shown. An n-bond pad 2403 and a p-bond pad 2404 are formed upon a semiconductor material 2401. n-bond pad 2403 has a thick dielectric layer 2406 form between itself and semiconductor



19

material **2401**. Similarly, p-bond pad **2404** has a thick dielectric layer **2407** formed between itself and semiconductor material **2401**.

A cutout **2402** facilitates contact of n-bond pad **2403** to the n-layer of semiconductor **2401**. A portion of n-bond pad **2403** can be formed outside of cutout **2402** (and thus upon the p-layer of semiconductor material **2401**) and a portion of n-bond pad **2403** can be formed within cutout **2402** (to provide electrical contact with the p-layer). Similarly, a portion of thick dielectric layer **2406** can be formed outside of cutout **2402** (and thus upon the p-layer of semiconductor material **2401**) and a portion of thick dielectric layer **2406** can be formed within cutout **2402**.

N-bond pad **2403** and thick dielectric layer **2406** thus extend down the side of cutout **2402** from the n-layer to the p-layer of semiconductor material **2401**, in a fashion similar to that of FIG. 21B. Such construction tends to minimize the size of cutout **2402** and thus tends to enhance the brightness and efficiency of the LED, as discussed above.

P-wiring or extension **2407** extends from p-pad **2404** so as to more uniformly distribute current through the active region of semiconductor **2401**. A portion of p-pad **2404** and all of extension **2407** can be formed directly upon semiconductor material **2401** (without a thick dielectric layer therebetween).

Although in FIGS. 15-24 only a single thick dielectric layer is shown, a series of one or more DBR pairs can be deposited between the thick dielectric and the electrode. Similarly, although FIGS. 15-24 show the electrode in direct contact with the semiconductor material, the contact can be via an ohmic contact layer or current spreading layer.

According to one or more embodiments of the present invention, the thick dielectric can be non-perforated. That is, the dielectric can be continuous in cross-section. It can be formed such that it does not have any holes or perforations that would cause the thick dielectric to appear to be discontinuous in cross-section.

The dielectric material can be porous. Thus, thick dielectric materials which may otherwise be too dense (and thus have to high of an index of refraction) can be used by effectively reducing the density (and the effective index of refraction, as well) by making the dielectric material porous or non continuous.

In view of the foregoing, one or more embodiments of the present invention provide a brighter and/or more efficient LED. Increasing the brightness of an LED enhances its utility by making it better suited for use in a wide of applications. For example, brighter LEDs can be suitable for general illumination applications. Further, more efficient LEDs are desirable because they tend to reduce the cost of use (such as by reducing the amount of electricity required in order to provide a desire amount of light).

Embodiments described above illustrate, but do not limit, the invention. It should also be understood that numerous modifications and variations are possible in accordance with the principles of the present invention. Accordingly, the scope of the invention is defined only by the following claims.

What is claimed is:

1. A semiconductor structure, comprising:

a first doped region disposed on a second doped region to form an active region therebetween for generating light;

a cutout defined by a partial removal of material from the first doped region to expose a surface of the second doped region;

a dielectric disposed only on the surface in a first region of the cutout; and

20

an electrode comprising a first portion disposed on the dielectric and a second portion disposed on the surface in a second region of the cutout.

2. The semiconductor structure of claim 1, wherein the cutout comprises at least one parameter predetermined to increase an amount of light emitted from a surface of the first doped region.

3. The semiconductor structure of claim 2, wherein the at least one parameter comprises an area of the cutout.

4. The semiconductor structure of claim 1, wherein the cutout comprises at least one parameter selected based on a desired bonding area for the electrode.

5. The semiconductor structure of claim 1, further comprising:

a second dielectric disposed on a surface of the first doped region; and

a second electrode comprising a first portion disposed on the second dielectric and a second portion disposed on the surface of the first doped region.

6. The semiconductor structure of claim 1, wherein the surface of the second doped region is substantially parallel with a surface of the first doped region.

7. The semiconductor structure of claim 1, wherein the dielectric comprises a reflective dielectric.

8. The semiconductor structure of claim 1, further comprising an ohmic layer disposed between the surface of the second doped region on one hand, and the dielectric and the electrode on the other hand.

9. An electrode structure for a light-emitting diode (LED), comprising:

a semiconductor comprising a first doped region disposed on a second doped region;

a cutout exposing a surface of the second doped region; a dielectric formed only on the surface in a first region of the cutout; and

an electrode formed partially on the dielectric and partially on the surface in a second region of the cutout.

10. The electrode structure of claim 9, wherein the cutout comprises at least one parameter predetermined to increase an amount of light emitted from a surface of the first doped region.

11. The electrode structure of claim 10, wherein the at least one parameter comprises an area of the cutout.

12. The electrode structure of claim 9, wherein the cutout comprises at least one parameter selected based on a desired bonding area for the electrode.

13. The electrode structure of claim 9, further comprising: a second dielectric disposed on a surface of the first doped region; and

a second electrode comprising a first portion disposed on the second dielectric and a second portion disposed on the surface of the first doped region.

14. The electrode structure of claim 9, wherein the surface of the second doped region is substantially parallel with a surface of the first doped region.

15. The electrode structure of claim 9, wherein the dielectric comprises a reflective dielectric.

16. The electrode structure of claim 9, further comprising an ohmic layer disposed between the surface of the second doped region on one hand, and the dielectric and the electrode on the other hand.

17. A semiconductor structure, comprising:

a first doped region disposed on and electrically coupled to a second doped region via an active region formed therebetween, the active region configured to generate light for emission through a surface of the first doped region;

a bonding area defined by a removal of a portion of the first doped region to expose a surface of the second doped region;

**21**

a dielectric disposed only over a first portion of the exposed surface; and  
a metal bond pad formed partially on the dielectric and partially on a second portion of the exposed surface.

**18.** The semiconductor structure of claim **17**, wherein a size of the bonding area is predetermined based on one or more electrical characteristics. 5

**19.** The semiconductor structure of claim **18**, wherein the one or more electrical characteristics comprise an amount of current carried through the metal bond pad. 10

**20.** The semiconductor structure of claim **18**, wherein the one or more electrical characteristics comprise an amount of light emitted from the surface of the first doped region.

\* \* \* \* \*

**22**